I. INTRODUCTION

S
MALL lithographic linewidth in fabrication of superconducting quantum interference devices (SQUIDs) is advantageous due to several mechanisms. First, it is desirable to make the SQUID loop metallization narrower than the threshold required to avoid flux trapping in the Earth's field [1] and still be able to align a multiturn input coil with the loop. Aligning at least two turns would allow construction of arbitrary turn ratios by cascading several transformer sections. Note that the multiloop SQUID structure, as its alternative name "fractionalturn SQUID" [2] implies, already implements an effective turn ratio of N > 1 even when equipped with a single-turn input coil. Second, narrow lines imply less parasitic capacitance and, consequently, lower risk of feedback mechanisms [3] , which may jeopardize the SQUID stability. Third, although 1/f noise optimization prevents this in the current design, the small Josephson junction diameter and the resulting small junction capacitance improve the energy resolution and increase the output dynamic resistance of the SQUID, thereby alleviating the noise match to the room-temperature amplifier. Submicrometer SQUID structures have been pioneered in [4] and, more recently, have been possibly used in devices fabricated by the process [5] at the National Institute of Standards and Technology, although the actual linewidths of the NIST devices have seldom been clearly stated.
The first application that motivates this paper is the low-field MRI [6] with unshielded and, hence, trapping-prone SQUID magnetometers [7] . Well-balanced gradiometric planar thinfilm pick-up coils with integrated SQUIDs are easier to produce in a commercially viable way, as compared with wire-wound gradiometers and remotely located SQUIDs within shielding cans.
Our second application, i.e., in SQUID multiplexers for large-format detector arrays [8] , gains from the use of compact superconducting structures in multiple ways. Large SQUID arrays are essential in obtaining a high Shannon capacity in the amplification chain after the summing node of the multiplexer [9] . In large arrays, the constituent SQUIDs should work coherently and therefore should not trap flux. Additionally, the parasitic feedback capacitance [3] becomes increasingly more important as the array size increases due to the large voltage gain ∂V /∂Φ and the large area covered by the input coil, as suggested in [10] . Multichannel devices tend to consume a lot of silicon real estate, with the size of individual channels typically being dominated by coils rather than Josephson junctions. Hence, we find miniaturization of our coil structures important. When the SQUID devices in adjacent channels do not trap flux, they can share a common flux-setpoint adjustment line. This reduces the wire count in the cabling harness.
Toward these goals, we have made an experimental fabrication round, where lower mask layers are patterned with projection lithography, available in the bipolar complementary metal oxide semicoductor (BiCMOS) fabrication line of our cleanroom [11] . The higher layers are patterned with ordinary contact lithography, due to CMOS-incompatible contaminants that get deposited to the wafers on one of the fabrication steps.
II. FABRICATION PROCESS
The devices were fabricated on 150-mm-diameter thermally oxidized Si wafers. Mix-and-match lithography is utilized, i.e., the process flow contains both contact exposure and projection exposure. First, the Nb/Al-AlO x /Nb trilayer is deposited, and alignment marks are etched using contact lithography on the Suss MA6 mask aligner. Second, the resist for definition of the Josephson junctions is spinned on and exposed using the Canon FPA-2500i3 projection stepper. The junction pillars are defined by etching the top Nb with SF 6 + O 2 plasma, and then the Al-AlO x is patterned with Ar + plasma. The resist is then stripped; a new resist is spinned and exposed with the stepper and the trilayer base patterned into the first wiring 1051-8223/$31.00 © 2012 IEEE layer. Next, SiO 2 is deposited at 180
• C by plasma enhanced chemical vapor deposition (PECVD) for the insulation and the layer is planarized by chemical-mechanical Polishing (CMP). The stepper is used to align contact windows to the tops of the junction pillars, and windows are then etched through the SiO 2 insulation in CHF 3 + O 2 plasma. Next, the Nb native oxide is removed from the exposed junction pillar tops by the Ar + ion mill, and the second Nb metallization is deposited without breaking the vacuum. Here, the ion milling step contaminates the wafer surface with trace amounts of Fe, Ni, and other CMOS-incompatible impurities, which however are buried under the CMOS-clean niobium. We can therefore still expose the resist on Nb with the stepper, but patterning of the second Nb into wiring is carried out in a non-CMOS etcher. We suspect that the contaminants get sputtered off the stainless steel sheath of our ion gun. The remaining layers are the second SiO 2 insulation, the third Nb wiring, and the resistor layer. We deposit and pattern these with standard techniques using contact lithography.
The resistor layer is sputtered from a 10%-Ti 90%-W target and patterned with a wet etch. The choice of TiW was guided by the heuristic that particularly strong electron-phonon (e-ph) coupling should be manifested as emergence of electron pairing. One would then expect good e-ph coupling to occur in superconducting materials when operated above their transition temperatures or when the superconductivity is suppressed by magnetic impurities. This heuristic is encouraged by the data in [12] . Our TiW films have been tested to remain in normal state down to 50 mK, but their actual T C is not known. Alleviating the hot-electron effects in the shunts at subkelvin temperatures [13] is helpful for the multiplexer application.
The final layer is Pb plating on input coil pads. This facilitates superconductive contacting via Pb foil slabs, which are attached by thermocompression bonding [14] . Such superconductive bonding is our standard way to couple planar pick-up coils and thus create magnetometers and gradiometers, e.g., for magnetoencephalography (MEG).
III. DEVICE DESIGN
A microphotograph of the 3.2 mm × 3.2 mm chip containing two device pairs is shown in Fig. 1 . The bias and flux-setpoint connections to the bonding pads are low pass filtered, to prevent the on-chip Josephson dynamics from being affected by the external impedance environment.
A. Multiloop Design
The SQUID loop of the multiloop device is formed out of 14 subloops spanning a radius of 225 μm, coupled in parallel to obtain a low total SQUID loop inductance. Clockwise and counterclockwise loops alternate to avoid coupling to homogenous external magnetic fields. This structure resembles the multiwasher design [15] . The layout is depicted in Fig. 2 . Because of alternating handedness of the subloops, the standard equation for the total inductance [16] is not applicable. Calculation aided by the Fast Henry program yields the estimate L SQ = 25 pH. An advantage over our previous multiloop designs [17] , [18] is that the input coil couples both to the spokes and the rim, improving the magnetic coupling constant.
The linewidth of the SQUID subloops is 6.2 μm, and they reside in the second Nb metallization, with crossovers in the third metallization. In the first metallization, there is a strongly coupled four-turn input coil patterned with a linewidth of 0.8 μm and a gap of 0.8 μm. In addition, there are two loosely coupled single-turn coils for the purpose of flux-setpoint adjustment, which are wound inside the subloops. Such a flux transformer arrangement affords us an effective 56 : 1 turns ratio, whereas widths of all superconductive lines remain below the critical threshold [1] for nontrapping in the magnetic field of the Earth.
The Josephson junctions have a nominal diameter of 5 μm and reside in the middle of the loop. The relatively large diameter was chosen to reduce the 1/f critical current fluctuations [19] , the choice being motivated by the combined MRI and MEG application [7] . The key figure of merit in MEG is the low-frequency energy resolution, which is also aided by the low L SQ .
Each Nb spoke is accompanied by a Nb line in the top metallization layer, whose edges sufficiently overlap to form a transmission line with characteristic impedance of Z 0 = 28 Ω. Each line is terminated with a matched resistor located on the perimeter of the multiloop. When looked at the driving point, an ideal transmission line with a matched termination is indistinguishable from the plain terminating resistor at the driving point. Hence, we can use the parallel connection of the 14 28-ohm terminated lines as a shunt for each Josephson junction. We have used before [17] , [18] this arrangement in which the power generated by the Josephson junctions is electrically transferred without losses or thermal gradients to a location where it is thermally more convenient to dissipate it.
B. Array Design
The two arrays each contain 60 SQUID cells in series. The cascadable cell geometry with the L SQ = 40 pH gradiometric loops is identical with our previous design [9] , [20] , except that projection lithography with a linewidth of 1 μm and a gap of 1 μm allows us to align a three-turn input coil under the 6-μm-wide SQUID loop and a two-turn feedback coil on top of it. The Josephson junctions have a nominal diameter of 4.2 μm, and they are shunted with 3-Ω TiW resistors in the ordinary way.
IV. MEASUREMENTS AND DISCUSSION
All device characterization was performed at 4.2 K in an Air Liquide aluminum storage Dewar. As the devices tolerate cooling and operation in the magnetic field of the Earth, no superconducting or mu-metal shields were used. A 360
• rotation of the dipstick in the Earth's field, i.e., approximately ±15 μT applied field, produces ±0.02 Φ 0 response in the multiloop. The behavior at higher field is described in [7] , where the multiloop is the sample "B."
A. Device Characteristics
The target value of the trilayer critical current density was J C = 200 A/cm 2 . The realized J C was more than twice the value, possibly owing to thicknesses in the trilayer stack, which differ from our standard stack used for anodization-defined junctions. The diameter reduction of the etch-defined Josephson junctions was larger than anticipated, i.e., ∼1 μm, as verified by wafer probing of unshunted junction resistances at room temperature [21] . Although the two effects counteract each other, the percentage of area reduction in multiloops is smaller. Thus the arrays remained functional, whereas multiloops showed hysteresis. The current-to-voltage characteristic of an array is shown in Fig. 3 , and the flux response is shown in Fig. 4 .
Flux noise of the 60-SQUID array was measured using either the Texas Instruments INA163 or a homemade SiGe amplifier [9] for readout. The SiGe amplifier was used in the nonterminated mode, which resulted in a cutoff of ∼5 MHz due to the wiring capacitance. The noise spectra are shown in Fig. 5 , and they roughly agree with calculated estimates assuming that the INA163 case is dominated by voltage noise and the SiGe case by current noise of the amplifier. The combination of the two on-chip devices, i.e., a total 120-SQUID series array, has shown flux noise of 0.08 μΦ 0 Hz −1/2 with positive feedback applied [22] .
Thermal annealing of a multiloop SQUID for 90 min in 210
• C argon rendered it nonhysteretic. The flux response of the annealed device, which is measured by an unannealed 60-SQUID array operated in a flux locked loop, is shown in Fig. 6 . The tilted flux characteristics are caused by bias-to-flux coupling, due to asymmetric injection of the bias current to the rim of one of the subloops. The high linearity is distinctive to voltage-biased direct-current SQUIDs whose dimensionless inductance β L exceeds unity. The flux noise of the annealed multiloop in the middle of the shallow slope is shown in Fig. 7 . An unannealed 60-SQUID array, which was located on a separate chip and operated in an open loop, was again used as readout.
We notice significant amount of low frequency noise whose origin is so far uncertain. The measurements were made with the electronics card intended for frequency-domain multiplex experiments, whose bias sources may not be sufficiently silent at low frequencies. We have also seen in the past annealing to create two-state fluctuators in some SQUID designs, which would cause 1/f 2 -type excess noise. Parasitically deposited Fe may also play a role. Investigation of the reason for the excess noise is underway.
B. Evidence of Low Frequency Noise Due to Josephson Dynamics in Arrays
To understand better the observed array behavior, we have simulated the Josephson dynamics of a 32-SQUID series array with the parasitic capacitance (the model is found in Fig. 8 ). Simulation was performed by the SPICE-like electronic simulator APLAC [23] whose component library contains the Josephson junction. The simulation run at each flux point consists of 2 17 time steps with Δt = 2.5 ps, after which fast fourier transform is applied. Note that our simple simulation model (see Fig. 8 ) corresponds to the "turns first-washers next" input coil arrangement rather than the "washers first-turns next" arrangement [20] with output side filtering, which has been implemented in the present array design. Hence, the results should only be taken as qualitative and cannot be compared with our actual array design. For instance, the simulated characteristics exhibit the plateau caused by an Enpuku-style instability [3] , which is not expected to occur in the "washers-first" [20] arrangement.
The noteworthy phenomenon is the appearance of excess low frequency noise when the parasitic capacitance is added (see Fig. 9 ). We hypothetize that the large set of the potential oscillation modes, which is available owing to the large number of degrees of freedom in the electronic circuit, becomes nondegenerate when the C P 's are turned on. This opens a possibility of noise-driven mode-to-mode hopping. However, on account of the slow and tedious nature of the simulations, much more effort would be needed for proper quantitative understanding of the effect. We only consider the result as a crude first indication of this: Josephson dynamics of an array is capable to produce low frequency fluctuations, even when driven by white noise and when there are no explicit long-time-scale circuits found in the circuit model.
V. CONCLUSION
We have fabricated building blocks for a one-stage or twostage SQUID current sensor, which implements two channels on a single chip. Although diameter control and critical current control of the Josephson junctions still need improvement, the nontrapping flux transformer circuitry functions excellently. The dense multiloop structure provides a very large mutual inductance of M = 1150 pH, despite of the small SQUID loop inductance L SQ = 25 pH, whereas the structure dimensions remain below the magnetic trapping threshold.
Both multiloop and array devices have Pb-plated input pads, which allow superconductive bonding to our standard planar MEG pick-up loops, and hence facilitate use of the devices as magnetometers in MEG and low-field MRI applications [7] . Another application is the readout of frequency-domainmultiplexed bolometer arrays, in case the baseband feedback is utilized [24] , where the required high current sensitivity demands a large turn ratio and thus makes the multiloop approach attractive.
The excess low frequency noise prevents practical use of the present devices for MEG, although MRI would be possible. There is numerical evidence that the noise may originate from Josephson dynamics; however, the Fe contamination of our films may have an effect. We consider the present devices as a stepping stone to the next generation devices, which is now under fabrication with our newly installed CMOS-clean trilayer deposition tool.
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